View ICS932S200BG-T_7090539.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

general description features ics932s200 integrated circuit systems, inc. 0427c?07/03/02 block diagram frequency timing generator for dual server/workstation systems pin configuration 56-pin 300 mil ssop 56-pin 240 mil tssop generates the following system clocks: - 6 cpu clocks ( 2.5v, 100/133mhz) - 6 pci clocks, including 1 free running(3.3v, 33mhz) - 3 ioapic clocks (2.5v, 16.67mhz) - 2 fixed frequency 66mhz clocks(3.3v, 66mhz) - 2 ref clocks(3.3v, 14.318mhz) - 1 usb clock (3.3v, 48mhz) efficient power management through pd#, cpu_stop# and pci_stop#. 0.5% typical down spread modulation on cpu, pci, ioapic and 3v66 output clocks. uses external 14.318mhz crystal. the ics932s200 is a dual cpu clock generator for serverworks he-t, he-sl-t, le-t chipsets for p iii type processors in a dual-cpu system. single ended cpu clocks provide faster than 1.5v/ns transition times by parallel connection of 2 cpu pins to each processor. spread spectrum may be enabled by driving the spread# pin active. spread spectrum typically reduces system emi by 8db to 10db. this simplifies emi qualification without resorting to board design iterations or costly shielding. the ics932s200 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations. key specification: cpu output jitter: 150ps ioapic output jitter: 250ps 3v66, pci output jitter: 250ps cpu output skew: <175ps pci output skew: <500ps 3v66 output skew <250ps ioapic output skew <250ps cpu to 3v66 output offset: 0 - 1.5ns (cpu leads) cpu to pci output offset: 1.5 - 4.0ns (cpu leads) cpu to apic output offset: 1.5 - 4.0ns (cpu leads) pciclk_f pll2 pll1 spread spectrum 48mhz cpuclk (5:0) ioapic (2:0) 3v66 (1:0) pciclk (4:0) 5 3 2 6 2 x1 x2 xtal osc cpu divder ioapic divder 3v66 divder pci divder stop pd# pci_stop# cpu_stop# spread# sel 133/100# sel0 sel1 control logic config. reg. ref (1:0) gnd ref0 ref1 vdd x1 x2 gnd gnd pciclk_f vdd pciclk0 pciclk1 gnd pciclk2 pciclk3 vdd vdd pciclk4 gnd gnd gnd vdd vdd gnd 3v66_0 3v66_1 vdd sel 133/100# vddl ioapic2 ioapic1 ioapic0 gnd vddl cpuclk5 cpuclk4 gnd vddl cpuclk3 cpuclk2 gnd vddl cpuclk1 cpuclk0 gnd vdd gnd pci_stop# cpu_stop# pd# spread# sel1 sel0 vdd 48mhz gnd ics932s200 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29
2 ics932s200 0427c?07/03/02 pin descriptions pin number pin name type description 1, 7, 8, 13, 19 20, 21, 24, 29, 38, 40, 44, 48, 52 gnd pwr gnd pins 3, 2 ref(1:0) out 14.318mhz reference clock outputs at 3.3v 4,. 10, 16, 17, 22, 23, 27, 31, 39 vdd pwr power pins 3.3v 5 x1 in xtal_in 14.318mhz crystal input 6 x2 out xtal_out crystal output 9 pciclk_f out free running pci clock not affected by pci_stop# 18, 15, 14, 12 , 11 pciclk (4:0) out pci clock outputs at 3.3v. synchronous to cpu clocks. 26, 25 3v66 (1:0) out 66mhz outputs at 3.3v. these outputs are stopped when cpu_stop# is driven active.. 28 sel 133/100# in this selects the frequency for the cpu and cpu/2 outputs. high = 133mhz, low=100mhz 30 48mhz out fixed 48mhz clock output. 3.3v 33, 32 sel (1:0) in function select pins. see truth table for details. 34 spread# in enables spread spectrum when active(low). modulates all the cpu, pci, ioapic and 3v66 clocks. does not affect the ref and 48mhz clocks. 0.5% down spread modulation. 35 pd# in this asynchronous input powers down the chip when drive active(low). the internal plls are disabled and all the output clocks are held at a low state. 36 cpu_stop# in this asychronous input halts the cpuclk and the 3v66 clocks at logic "0" when driven active ( low ) . 37 pci_stop# in this asynchronous input halts the pciclk at logic"0" when driven active(low). pciclk_f is not affected by this input. 43, 47, 51, 56 vddl pwr power pins 2.5v 50, 49, 46, 45, 42, 41 cpuclk (5:0) out host bus clock output at 2.5v. 133mhz or 100mhz depending on the state of the sel 133/100mhz. 55, 54, 53 ioapic (2:0) out ioapic clocks at 2.5v. synchronous with cpuclks but fixed at 16.67mhz.
3 ics932s200 0427c?07/03/02 frequency select: note: 1. tclk is a test clock driven on the x1 input during test mode. ics932s200 power management features: note: 1. low means outputs held static low as per latency requirement next page. 2. on means active. 3. pd# pulled low, impacts all outputs including ref and 48 mhz outputs. 4. all 3v66 as well as all cplu clocks should stop cleanly when cpu_stop# is pulled low. 5. ioapic, ref, 48 mhz signals are not controlled by the cpu_stop# functionality and are enabled all in all conditions except pd# = low l e s # 0 0 1 / 3 3 1 1 l e s0 l e s u p c z h m 6 6 v 3 z h m i c p z h m 8 4 z h m f e r z h m c i p a o i z h m s t n e m m o c 000 z - i hz - i hz - i hz - i hz - i hz - i he t a t s - i r t 001a / na / na / na / na / na / nd e v r e s e r 0100 0 16 . 6 63 . 3 3z - i h8 1 3 . 4 17 6 . 6 1 l l p z h m 8 4 d e l b a s i d 0110 0 16 . 6 63 . 3 30 . 8 48 1 3 . 4 17 6 . 6 1 100 2 / k l c t4 / k l c t8 / k l c t2 / k l c tk l c t6 1 / k l c t) 1 ( e d o m t s e t 101a / na / na / na / na / na / nd e v r e s e r 110 3 3 16 . 6 63 . 3 3z - i h8 1 3 . 4 17 6 . 6 1 1113 3 16 . 6 63 . 3 30 . 8 48 1 3 . 4 17 6 . 6 1 # p o t s _ u p c# d p# p o t s _ i c pk l c u p cc i p a o i6 6 v 3i c pf _ i c p . f e r z h m 8 4 c s os o c v x0xw o lw o lw o lw o lw o lw o lf f of f o 010w o ln ow o lw o ln on on on o 011w o ln ow o ln on on on on o 110n on on ow o ln on on on o 111n on on on on on on on o
4 ics932s200 0427c?07/03/02 power management requirements: note: 1. clock on/off latency is defined in the number of rising edges of free running pciclks between the clock disable goes low/high to the first valid clock comes out of the device. 2. power up latency is when pwr_dwn# goes inactive (high to when the first valid clocks are dirven from the device. l a g n i se t a t s l a g n i s y c n e t a l f o s e g d e g n i s i r f o . o n k l c i c p p o t s _ u p c ) d e l b a s i d ( 01 ) d e l b a n e ( 11 # p o t s _ i c p ) d e l b a s i d ( 01 ) d e l b a n e ( 11 # d p ) n o i t a r e p o l a m r o n ( 1s m 3 ) n w o d r e w o p ( 0. x a m 2 cpu_stop# timing diagram cpu_stop# is an asynchronous input to the clock synthesizer. it is used to turn off the cpu and 3v66 clocks for low power operation. cpu_stop# is asserted asynchronously by the external clock control logic with the rising edge of free running pci clock (and hence cpu clock) and must be internally synchronized to the external output. all other clocks will continue to run while the cpu clocks are disabled. the cpu clocks must always be stopped in a low state and started in such a manner as to guarantee that the high pulse width is a full pulse. notes: 1. all timing is referenced to the internal cpuclk. 2. the internal label means inside the chip and is a reference only. this in fact may not be the way that the control is designed. 3. 3v66 clocks also stop/start before 4. pd# and pci_stop# are shown in a high state. 5. diagrams shown with respect to 133mhz. similar operation when cpu is 100mhz cpuclk (internal) (internal) (externall) (externall) pciclk pci_stop# cpu_stop# pd# cpuclk 3v66
5 ics932s200 0427c?07/03/02 pci_stop# timing diagram pci_stop# is an input to the clock synthesizer and must be made synchronous to the clock driver pciclk_f output. it is used to turn off the pci clocks for low power operation. pci clocks are required to be stopped in a low state and started such that a full high pulse width is guaranteed. only one rising edge of pciclk_f is allowed after the clock control logic switched for the pci outputs to become enabled/disabled. notes: 1. all timing is referenced to cpuclk. 2. internal means inside the chip. 3. all other clocks continue to run undisturbed. 4. pd# and cpu_stop# are shown in a high state. 5. diagrams shown with respect to 133mhz. similar operation when cpu is 100mhz. cpuclk (internal) (internal) (externall) pciclk pci_stop# cpu_stop# pd# pciclk
6 ics932s200 0427c?07/03/02 pd# timing diagram the power down selection is used to put the part into a very low power state without turning off the power to the part. pd# is an asynchronous active low input. this signal needs to be synchronized internal to the device prior to powering down the clock synthesizer. internal clocks are not running after the device is put in power down. when pd# is active low all clocks need to be driven to a low value and held prior to turning off the vcos and crystal. the power up latency needs to be less than 3 ms. the power down latency should be as short as possible but conforming to the sequence requirements shown below. pci_stop# and cpu_stop# are considered to be don't cares during the power down operations. the ref and 48mhz clocks are expected to be stopped in the low state as soon as possible. due to the state of the internal logic, stopping and holding the ref clock outputs in the low state may require more than one clock cycle to complete. notes: 1. all timing is referenced to the internal cpuclk (defined as inside the ics932s200 device). 2. as shown, the outputs stop low on the next falling edge after pd# goes low. 3. pd# is an asynchronous input and metastable conditions may exist. this signal is synchronized inside this part. 4. the shaded sections on the vco and the crystal signals indicate an active clock. 5. diagrams shown with respect to 133mhz. similar operation when cpu is 100mhz. cpuclk 3v66 pciclk vco crystal pd#
7 ics932s200 0427c?07/03/02 absolute maximum ratings supply voltage . . . . . . . . . . . . . . . . . . . . . . . 7.0 v logic inputs . . . . . . . . . . . . . . . . . . . . . . . . . gnd ?0.5 v to v dd +0.5 v ambient operating temperature . . . . . . . . . . 0c to +70c storage temperature . . . . . . . . . . . . . . . . . . . ?65c to +150c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. these ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. exposure to absolute maximum rating conditions for extended periods may affect product reliability. electrical characteristics - input/supply/common output parameters t a = 0 - 70o c; supply voltage v dd =3.3v+/-5%,v ddl = 2.5 v +/-5% (unless otherwise stated) parameter symbol conditions min typ max units input high voltage v ih 2v dd +0.3 v input low voltage v il v ss -0.3 0.8 v input high current i ih v in = v dd 0.1 5 a input low current i il1 v in = 0 v; inputs with no pull-up resistors -5 2.0 a input low current i il2 v in = 0 v; inputs with pull-up resistors -200 -100 a operating i dd3.3op100 select @ 100mhz; max discrete cap loads 70 160 supply current i dd3.3op133 select @ 133mhz; max discrete cap loads 80 power down i dd3.3pd c l =30pf;pwrdwn#=0 supply current input frequency f i v dd = 3.3 v 12 14.32 16 mhz input capacitance 1 c in logic inputs 5 pf c inx x1 & x2 pins 27 36 45 pf transition time 1 t trans to 1st crossing of target freq. 3 ms settling time 1 t s from 1st crossing to 1% target freq. 1 ms clk stabilization 1 t stab from v dd = 3.3 v to 1% target freq. 3ms 1 guaranteed by design, not 100% tested in production. ua 200 102 ma electrical characteristics - input/supply/common output parameters t a = 0 - 70o c; supply voltage v dd =3.3v+/-5%,v ddl = 2.5 v +/-5% (unless otherwise stated) parameter symbol conditions min typ max unit s operating i dd2.5op100 select @ 100mhz; max discrete cap loads 38 75 supply current i dd2.5op133 select @ 133mhz; max discrete cap loads 69 90 1 g uaranteed by design, not 100% tested in productio n. ma
8 ics932s200 0427c?07/03/02 electrical characteristics - cpuclk t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh2b i oh = -12.0 ma 2 2.2 v output low voltage v ol2b i ol = 12 ma 0.3 0.4 v output high current i oh2b v oh = 1.7 v -35 -19 ma output low current i ol2b v ol = 0.7 v 19 27 ma rise time t r2b 1 v ol = 0.4 v, v oh = 2.0 v 0.4 0.84 1.6 ns fall time t f2b 1 v oh = 2.0 v, v ol = 0.4 v 0.4 0.81 1.6 ns duty cycle d t2b 1 v t = 1.25 v 45 50.7 55 % skew t sk2b 1 v t = 1.25 v 93 175 ps jitter, cycle-to-cycle t jcyc-cyc2b 1 v t = 1.25 v 108 150 ps 1 guaranteed by design, not 100% tested in production. electrical characteristics - 3v66 t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l =30 pf parameter symbol conditions min typ max units output high voltage v oh1 i oh = -11 ma 2.4 3.1 v output low voltage v ol1 i ol = 9.4 ma 0.25 0.4 v output high current i oh1 v oh =2.0v -60 -22 ma output low current i ol1 v ol =0.8v 25 44 ma rise time 1 t r1 v ol =0.4v,v oh = 2.4 v 0.5 1.44 2 ns fall time 1 t f1 v oh =2.4v,v ol = 0.4 v 0.5 1.24 2 ns duty cycle 1 d t1 v t =1.5v 45 48.2 55 % skew 1 t sk1 v t =1.5v 83 250 ps jitter, cycle-to-cycle 1 t jcyc-cyc1 v t = 1.5 v 110 250 ps 1 guaranteed b y desi g n, not 100% tested in p roduction.
9 ics932s200 0427c?07/03/02 electrical characteristics - pciclk t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 60 pf for pci0 & pci1, cl = 30 pf for other pcis parameter symbol conditions min typ max units output high voltage v oh1 i oh = -11 ma 2.4 3.1 v output low voltage v ol1 i ol = 9.4 ma 0.2 0.4 v output high current i oh1 v oh =2.0v -60 -22 ma output low current i ol1 v ol =0.8v 25 45 ma rise time 1 t r1 v ol =0.4v,v oh = 2.4 v 0.5 1.2 2 ns fall time 1 t f1 v oh =2.4v,v ol = 0.4 v 0.5 1.1 2 ns duty cycle 1 d t1 v t =1.5v 45 50.8 55 % skew 1 t sk1 v t =1.5v 79 500 ps jitter, one sigma 1 t j1 1 v t =1.5v 150 ps jitter, absolute 1 t jabs1 v t =1.5v -250 250 ps jitter, cycle-to-cycle 1 t jcyc-cyc1 v t = 1.5 v 129 250 ps 1 guaranteed b y desi g n, not 100% tested in p roduction. electrical characteristics - ioapic t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh4b i oh =-12ma 2 2.23 v output low voltage v ol4b i ol =12ma 0.3 0.4 v output high current i oh4b v oh =1.7v -36 -16 ma output low current i ol4b v ol =0.7v 19 26 ma rise time 1 t r4b v ol =0.4v,v oh = 2.0 v 0.4 1.35 1.6 ns fall time 1 t f4b v oh =2.0v,v ol = 0.4 v 0.4 1.01 1.6 ns duty cycle 1 d t4b v t = 1.25 v 45 50.3 55 % skew t sk4b 1 v t = 1.25 v 63 250 ps jitter, cycle-to-cycle 1 t jcyc-cyc4b v t = 1.25 v 80 250 ps 1 guaranteed b y desi g n, not 100% tested in p roduction.
10 ics932s200 0427c?07/03/02 electrical characteristics - 48mhz, ref t a = 0 - 70o c; v dd = 3.3 v +/-5%, v ddl = 2.5 v +/-5%; c l = 20 pf (unless otherwise stated) parameter symbol conditions min typ max units output high voltage v oh5 i oh = -12 ma 2.6 2.9 v output low voltage v ol5 i ol =9ma 0.3 0.4 v output high current i oh5 v oh =2.0v -35 -22 ma output low current i ol5 v ol =0.8v 17 23 ma rise time 1 t r5 v ol =0.4v,v oh = 2.4 v, 48mhz 1.9 4 ns fall time 1 t f5 v oh =2.4v,v ol =0.4v,48mhz 2 4 ns duty cycle 1 d t5 v t = 1.5 v, 48mhz 45 50.2 55 % rise time 1 t r5 vol = 0.4 v, voh = 2.4 v, ref 0.7 n/a ns fall time 1 t f5 voh = 2.4 v, vol = 0.4 v, ref 0.5 n/a ns duty cycle 1 d t5 vt = 1.5 v, ref 45 52 n/a % jitter, cycle-to-cycle 1 t j c y c-c y c5 v t = 1.5 v, 48mhz 239 500 ps jitter, cycle-to-cycle 1 t jcyc-cyc5 v t = 1.5 v, ref 413 1000 ps 1 guaranteed by design, not 100% tested in production.
11 ics932s200 0427c?07/03/02 ordering information ics932s200 y f-t designation for tape and reel packaging pattern number (2 or 3 digit number for parts with rom code patterns) package type f=ssop revision designator (will not correlate with datasheet revision) device type (consists of 3 or 4 digit numbers) prefix ics, av = standard device example: ics xxxx y f - ppp - t min max min max a 2.413 2.794 .095 .110 a1 0.203 0.406 .008 .016 b 0.203 0.343 .008 .0135 c 0.127 0.254 .005 .010 d e 10.033 10.668 .395 .420 e1 7.391 7.595 .291 .299 e 0.635 basic 0.025 basic h 0.381 0.635 .015 .025 l 0.508 1.016 .020 .040 n 0 8 0 8 variations min max min max 56 18.288 18.542 .720 .730 jedec mo-118 doc# 10-0034 6/1/00 rev b n d mm. d(inch) see variations symbol see variations see variations in millimeters common dimensions in inches common dimensions see variations index area index area 1 2 n d h x 45 e1 e seating plane seating plane a1 a e - c - b .10 (.004) c .10 (.004) c c l 300 mil ssop
12 ics932s200 0427c?07/03/02 ordering information ics932s200 y g-t designation for tape and reel packaging pattern number (2 or 3 digit number for parts with rom code patterns) package type g=tssop revision designator (will not correlate with datasheet revision) device type (consists of 3 or 4 digit numbers) prefix ics, av = standard device example: ics xxxx y g - ppp - t index area index area 12 1 2 n d e1 e seating plane seating plane a1 a a2 e -c- - c - b c l aaa c 6.10 mm. body, 0.50 mm. pitch tssop (240 mil) (0.020 mil) min max min max a--1.20--.047 a1 0.05 0.15 .002 .006 a2 0.80 1.05 .032 .041 b 0.17 0.27 .007 .011 c 0.09 0.20 .0035 .008 d e e1 6.00 6.20 .236 .244 e l 0.45 0.75 .018 .030 n
document search | package search | parametric search | cross reference search | green & rohs | calculators | thermal data | reliability & quality | military global sites email | print contact idt | investors | press search entire site home > products > timing solutions > pc-notebook-server clocks > clock synthesizer by chipset vendor > server/workstation chipsets > 932s200 a dd to m y idt [ ? ] 932s200 (server/work station chipsets) description frequency timing generator for dual server/workstation systems market group pc clock additional info the ics932s200 is a dual cpu clock generator for serverworks he-t, he -sl-t, le-t chipsets for p ii i type processors in a dual-c pu system. single ended cpu clocks provide faster than 1.5v/ns transition times by parallel connecti on of 2 cpu pins to each processor. sp read spectrum may be enabled by driving the spread# pin active. spread spectrum ty pically reduces system emi by 8db to 10db. this simplifies emi qualification without resorting to board desi gn iterations or costly sh ielding. the ics932s200 employ s a proprietary closed loo p design, which tightly controls the percentage of spreading over process and temperature variations. you may also like... related orderable parts attributes 932s200bflf 932s200bflft 932s200bg 932s200bgt voltage 3.3 v (pvg56) 3.3 v (pvg56) 3.3 v (pa56) 3.3 v (pa56) package ssop 56 ssop 56 tssop 56 tssop 56 speed na na na na temperature c c c c status active active active active sample yes no yes no minimum order quantity 78 1000 68 2000 factory order increment 26 1000 34 2000 related documents type title size revision date datasheet 932s200 datasheet 102 kb 03/24/2006 model - ibis 932s200 ibis model 140 kb 03/24/2006 product change notice pcn#: tb-0510-05 new shipping tube for tssop/tvsop/tssop exposed 202 kb 12/13/2005 pa g e 1 of 2 08-jun-2007 mhtml:file://c:\932s200.mh t
node: www.idt.com home | site map | about idt | press room | investor relations | trademark | privacy policy | careers | register | contact us use of this website signifies your agreement to the acceptable use and privacy policy . copyright 1997-2007 integrated device technology, inc. all rights reserved. pa g e 2 of 2 08-jun-2007 mhtml:file://c:\932s200.mh t

▲Up To Search▲

Price & Availability of ICS932S200BG-T

	To Download ICS932S200BG-T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .